Department of Electrical Engineering IIT Kanpur-208016

Enquiry No.: EE/YSC/2020/03 Publishing Date: 21/02/2020 Closing Date: 02/03/2020

Sub.: Fabrication of Electronic Circuits on GaAs wafer

Sealed quotations are invited for Fabrication of Electronic Circuits on GaAs wafer.

We are working on an Indo-US project funded by Indo-U.S. Science and Technology Forum (IUSSTF). As part of the project, electronic circuits have been designed in our laboratory for different applications in collaboration with our US partner. These circuits need to be fabricated on GaAs wafer with following specifications:

- 1. Number of Mask Layers 20
- 2. Minimum channel length of GaAs transistor supported $-0.15\mu m$
- 3. ESD Diode should be supported
- 4. Layout area -1 mm^2
- 5. Wafer size 6 inch
- 6. Number of Engineering wafers 2

The fabricated chips will be delivered to IIT Kanpur and Tagore Tech, USA for characterization.

Terms and Conditions:

- 1. Quotations must be valid for 60 days.
- 2. The Institute reserves the right of accepting or rejecting any quotations without assigning any reason thereof.
- 3. IIT Kanpur is fully exempted from payment of GST on Imported Goods against our DSIR certificate.
- 4. IIT Kanpur is partially exempted from payment of Customs Duty (We will provide Custom Duty Exemption Certificate, CD applicable is 5.5%).

Dr. Yogesh Singh Chauhan

Professor

Department of Electrical Engineering

IIT Kanpur

Kanpur, U.P. – 208016, India

Email: chauhan@iitk.ac.in
Phone No.: +91-512-2596193
Mobile No.: +91-9044288324